Ibrahim, S. H., Ali, S. H. M., and Islam, M. S., “Design A 24-Bits Pipeline Phase Accumulator For Direct Digital Frequency Synthesizer”, IEEE 2012 international symposium on instrumentation and measurement sensor network and automation (IMSNA), pp. 393-397, 2012.
 Ibrahim, S. H., Ali, S. H. M., and Islam, M. S., “12-Bit High Speed Direct Digital Frequency Synthesizer Based on Pipelining Phase Accumulator Design”, Journal of Asian Scientific Research, vol. 2, no.11, pp. 667-672, 2011.
 Chappell, M. and McEwan, A., “A Low Power High Speed Accumulator for DDFS Applications”, IEEE Proceedings of the 2004 International Symposium on Circuits and Systems, vol.2, pp. 797-800, May 2004.
 Vankka, J., “Direct Digital Synthesizers: Theory, Design and Applications”, Helsinki University of Technology Department of Electrical and Communications Engineering Electronic Circuit Design Laboratory, PHD thesis, November 2000.
 Alkurwy, S. H., Md Ali, S. H., and Shabiul Islam, Md., “Implementation of Low Power Compressed ROM for Direct Digital Frequency Synthesizer”, IEEE international conference on system science and engineering (ICSSE), pp. 309-312, 2014.
 Wang, G., “An FPGA-based Spur-Reduced Numerically Controlled Oscillator”, IEEE international conference on system science and engineering (ICSSE), pp. 187-192, 2012.
 Ko, Lu-Ting, Chen, Jwu-E., Shieh, Yaw-Shih, Hsin, Hsi-Chin, and Sung, Tze-Yun, “Difference Equation-Based Digital Frequency Synthesizer”, Mathematical Problems in Engineering, Hindawi, vol. 2012, pp. 1-12, 2012.
 Symons, P.R., “DDFS Phase Mapping Technique”, IET, Electronics Letters, vol. 38, no. 21, pp.1291-1292, 2002.
 Cardarilli, G.C., D’Alessio, M., Di Nunzio, L., Fazzolari, R., Murgia, D., and Re, M., “FPGA implementation of a low-area/high-SFDR DDFS architecture”, 10th International Symposium on Signals, Circuits and Systems (ISSCS), pp. 1-4, July 2011.
 Compton, K., “Carry Lookahead Adders”, Logic and Computer Design Fundamentals (4th Edition), UW-Madison, 2010, http://www.ece.uvic.ca.