A Novel ±0.5V Ultra High Current Drive and Output Voltage Headroom Current Output Stage with Very High Output Impedance

Document Type : Research Article

Authors

1 Corresponding Author, Hassan Faraji Baghtash is with Iran University of Science and Technology (IUST) Electrical and Electronic Engineering Faculty (corresponding author phone: +989128016637; e-mail: hfaraji@iust.ac.ir)

2 Ahmad Ayatollahi is with Iran University of Science and Technology (IUST) Electrical and Electronic Engineering Faculty (e-mail: ayatollahi@iust.ac.ir).

3 Khalil Monfaredi is with Iran University of Science and Technology (IUST) Electrical and Electronic Engineering Faculty/ Electronics Research Center (e-mail: khmonfaredi@iust.ac.ir) Manuscript received April 23, 2011.

Abstract

A novel ultra-high compliance, low power, very accurate and high output impedance current output stage (COS) with extremely high output current drive capability is proposed in this paper. The principle of operation of this unique structure is discussed, its most important formulas are derived and its outstanding performance is verified by HSPICE simulation in TSMC 0.18µm CMOS, BSIM3, and Level49 technology.
This deliberately composed structure utilizes a well combination (for a mutual auto control action) of negative and positive feedbacks to achieve ever demanded merits such as very low power of 150µW, ultra high ratio of 3000 for output current over the bias current (which is selected to be 0.5µA) at low THD of -20dB and very high output impedance of 5GΩ with power supplies of ±0.5V when operating at class AB mode. Simulation results with ±0.5V power supply shows an absolute output voltage dynamic range of 0.9V which interestingly provides the highest yet reported output voltage compliance for Current mode building blocks implemented by regular CMOS technology. Full process, voltage, and temperature variation (PVT) analysis of the circuit is also investigated in order to approve the well robustness of the structure. The transient stepwise response is also done to verify the proposed COS stability.

Keywords

References

[1]     C. Toumazou, F. J. Lidgey and D. G. High, Analog IC Design: The Current Mode Approach. London: Peter Peregrinus Ltd., 1993.
[2]     Chang-Hyeon Lee, Jack Cornish, Kelly McClellan, and John Choma, “Current-mode approach for wide gain-bandwidth product architecture,” IEEE trans. on CAS-II, vol. 45, pp. 229 – 232, May 1998.
[3]     G. Palmisano, C. Palumbo, and S. Pennisi, CMOS Current Amplifiers. Boston: Kluwer Academic Publishers, 1999.
[4]     Luis N. Alves, Rui L. Aguiar, “A differential current-conveyor based buffer for high-bandwidth, low-signal applications,” in Proc. 1999 IEEE Conference on Electronics, Circuits and System (ICECS'99), pp. 903 – 906.
[5]     Hesham F. Hamed, Ahmed El-Gaafary and Mostafa S. A. El-hakeem, “A new differential current conveyor and its application as a four quadrant multiplier,” in Proc. 2001 IEEE Int. Conference on Electronics, Circuits and Systems, pp. 569-572.
[6]     Salvatore Pennisi, “A low-voltage design approach for class AB current-mode circuits,” IEEE Transactions on circuits and systems—II: Analog and digital signal processing, vol. 49, pp. 273–279, April 2002.
[7]     R. Sennani, and S. S. Gupta, “Novel sinusoidal oscillators using only unity voltage followers and current followers,” IEICE Electron. Express, vol. 1, pp. 404-409, October 2004.
[8]     Y. S. Hwang, L. P. Liao, C. C. Tsai, W. T. Lee, and T. Y. Lee, “A new CCII-based pipelined analog to digital converter,” in Proc. 2005 IEEE International Symposium on Circuits and Systems (ISCAS), Japan, pp. 6170-6173.
[9]     M. Alioto, G. Palumbo, Model and design of Bipolar and MOS Current-Mode logic: CML, ECL and SCL Digital Circuits. Dordrecht: Springer, 2005.
[10]  Jaroslav Koton, Kamil Vrba, and Pavel Hanak, “Frequency filter with current conveyors for signal processing of data-buses working in the current-mode,” in Proc. 2006 International Conference on Networking, International Conference on Systems and International Conference on Mobile Communications and Learning Technologies (ICNICONSMCL'06), pp. 156-159.
[11]  Mahmut Tokmakci, “The comparative analysis of current mirror based cmos current amplifiers,” IEICE Electronics Express, vol. 4, pp. 411-416, July 2007.
[12]  M. Altun, and H. Kuntman, “Design of a fully differential current mode operational amplifier with improved input- output impedances and its filter applications,” International Journal of Electronics and Communication, vol. 62, pp. 239-244, March 2008.
[13]  Montree Siripruchyanun, and Winai Jaikla, “CMOS current-controlled current differencing transconductance amplifier and applications to analog signal processing,” Int. J. Electron. Commun (AEÜ), vol. 62, pp. 277 – 287, Dec 2008.
[14]  H. P. Chen, and P. L. Chu, “Versatile universal electronically tunable current mode filter using CCIIs,” IEICE Electronics Express, vol. 6, pp. 122-128, 2009.
[15]  Mustafa Altun, and Hakan Kuntman, “Design of a fully differential current mode operational amplifier with improved input–output impedances and its filter applications,” Int. J. Electron. Commun. (AEÜ), vol. 62, pp. 239 – 244, March 2008.
[16]  G. Palmisano, G. Palumbo, and S. Pennisi, “Harmonic distortion on class AB CMOS current output stages,” IEEE Transactions on circuits and systems—II: analog and digital signal processing, vol. 45, pp. 243-250, February 1998.
[17]  D. R. Bhaskar, V. K. Sharma, M. Monis, S. M. I. Rizvi. “New currentmode universal biquad filter,” Microelectron. J., vol. 30, pp. 837–839, January 1999.
[18]  G. Palmisano, G. Palumbo, and S. Pennisi “High linearity CMOS current output stage,” Electronics letters, vol. 31, pp. 789-790, 1995.
[19]  Giuseppe Di Cataldo, Rosario Mita, Salvatore Pennisi, “High-speed CMOS unity-gain current amplifier,” Microelectronics Journal, vol. 37, pp. 1086–1091, June 2006.
[20]  Arie F. Arbel, “Output stage for current-mode feedback amplifiers, theory and applications,” Analog Integrated Circuits and Signal Processing, vol. 2, pp. 243-255, Sep. 1992.
[21]  I. Mucha, “Current operational amplifiers: Basic architecture, properties, exploitation and future,” Analog Integrated Circuits and Signal Processing, vol. 7, pp. 243-255, 1995.
 
 
 
 
[22]  S. Pennisi, M. Piccioni, G. Scotti, A. Trifiletti, “High-CMRR current amplifier architecture and its cmos implementation,” IEEE Transactions on Circuits and Systems II: Express Brief, vol. 53, pp. 1118-1122, Oct. 2006.
[23]  F. Centurelli, A. D. Grasso, S. Pennisi, G. Scotti, and A. Trifiletti, “CMOS high-CMRR current output stages,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 54, pp. 745-749, Sep. 2007.
[24]  F. Centurelli, S. Pennisi, and A. Trifiletti, “Current output stage with improved CMRR,” in Proc. 2003 IEEE International Conference on Circuits and Systems, pp. 543 - 546.
[25]  M. H. Kashtiban, and S. J. Azhari, “A novel high CMRR low voltage current output stage,” in Proc. 2009 International Symposium on Signals, Circuits and Systems (ISSCS), pp. 1-4.
[26]  G. Palumbo, and S. Pennisi, “Low-voltage class AB CMOS current output stage,” Electronics Letters, vol. 35, pp. 1329-1330, 1999.
[27]  A. Zeki, and H. Kuntman, “High-linearity low-voltage self-cascode class AB CMOS current output stage,” in Proc. 2000 IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, pp. 257-260.
[28]  S. J. Azhari, H. F. Baghtash, and K. Monfaredi, “A novel ultra-high compliance, high output impedance low power very accurate high performance current mirror,” Microelectronics Journal, Vol.42, No. 2, Pages 432-439, February 2011.

Files

Share

How to cite

Statistics