A Low Power Low Voltage Rail to Rail Constant gm Differential Amplifier with 150 dB CMRR and Enhanced Frequency Performance

Document Type : Research Article

Authors

1 Leila Safari is with Electronic Research Center, Iran University of Science and Technology (e-mail: leilasafari@yahoo.com).

2 Corresponding Author, Seyed Javad Azhari is with Electrical Engineering Faculty of Iran University of Science and Technology (e-mail: Azhari@iust.ac.ir).

Abstract

This paper proposes a low voltage (±0.55V supply voltage) low power (44.65µW) high common mode rejection ratio (CMRR) differential amplifier (d.a.) with rail to rail input common mode range (ICMR), constant transconductance (gm) and enhanced frequency performance. Its high performance is obtained using a simple negative averaging method so that it cancels out the common mode input signals at the same input terminals while preserving high frequency operation. The principle of operation, small signal analysis and the formula of its most important parameters are explained and derived. Simulation results with HSPICE using TSMC 0.18µm CMOS are presented showing rail to rail operation, CMRR of 150dB, voltage gain of 31.6dB, gain bandwidth of 95.8 MHz and input referred noise of 100.64nv/√Hz. Compared to conventional amplifier ones those are  94.4dB , 3.4dB, 1.62 times and 1.72 times better, respectively. The CMRR corner case simulation results are also provided showing from 52.1dB to 74.6dB improvement over conventional one.

Keywords


[1]     J. Ramirez-Angulo, J. Lopez-Martin , R. Gonzalez Carvajal,  "Very Low-Voltage Analog Signal Processing Based on Quasi-Floating Gate Transistors" IEEE Journal of  Solid State Circuits, Vol. 39, pp.434-442, 2004.
[2]     S. S. Rajput, S. S. Jamuar "Low Voltage Analog Circuit Design Techniques" IEEE Circuits and Systems Magazine, Vol.2, pp. 24-42, 2002.
[3]     S. Yan , E. Sanchez-Sinencio"Low Voltage Analog Circuit Design Techniques: A Tutorial"  IEICE Transaction on  Analog Integrated circuits and Systems, pp. 1-7, 2000.
[4]     "International Technology Roadmap For Semiconductors" Available: “http://www.itrs.net/Links/2008ITRS/Update/2008_Update.pdf
[5]     B.Nauta , A.John Annema "Analog/RF Circuit Design Techniques for Nanometer Scale IC Technology" in Proc. 2005,  35th European Conference on Solid State Device Research,pp.45-54.
[6]     P. R.Kinget "Device Mismatch: An Analog Design Perspective "in Proc. 2007 IEEE International Symposium on Circuits and Systems, pp.1245-1248.
[7]     J.M.Carrillo, J.F. Dugue Carrillo, G. Torelli, J.L.Ausin "1-V Quasi constant-gm input/output rail-to-rail CMOS op-amp" Integration, the VLSI Journal, Vol. 36, pp.161-174, 2003.
[8]      J.M.Carrillo, J.F. Dugue Carrillo, J.L.Ausin, G. Torelli" Rail-to-rail constant-gm operational amplifier for video applications" Integration, the VLSI Journal, Vol. 37, pp.1-16, 2004.
[9]     V. Ivanov, J. Zhou, I. M.Filanovsky "A 100-dB CMRR CMOS Operational Amplifier With Single-Supply Capability" IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol.54, pp.397-401, 2007.
[10]  R. Hogervorst, R. J. Wiegerlink, P. A. L. de Jong, J. Fonderie, R. F. Wassenaar, J. H. Huijsing "CMOS low-voltage operational amplifiers with constant-Gm rail-to-rail input stage" in Proc. 1992 IEEE  Conference  on Circuits and Systems, Vol.6, pp.2876-2879.
[11]  W. C. Wu,  W. J. Helms,  J. A. Kuhn,   B. E. Byrkett "A digital process compatible high-drive CMOS op amp with tail-to-rail input and output ranges" in Proc. 1990 IEEE 33rd Midwest conference  on Circuits and Systems, Vol.2, pp.692-695.
[12]  K. Gulati , H. S. Lee " A high swing CMOS telescopic operational amplifier"  IEEE Journal of   Solid State Circuits, Vol.33, pp. 2010–2019, 1998.
[13]  J. Ramírez-Angulo, A. J. Lopez-Martin, R. G. Carvajal "Single transistor high impedance tail current source with extended common mode input range and reduced supply requirements"  IEEE Transaction on  Circuits and Systems II, Exp. Briefs, Vol.54, pp. 581–585, 2007.
[14]  M. Di Ciano, C. Marzoccal, A. Tauro "A Low Voltage, High Output Impedance CMOS Current Source" in Proc. 2004 IEEE International Conference on Semiconductor Electronics, pp.5-9.
[15]  J.R.Angulo, S.Balasubramanian, A.J. López-Martin, R. G. Carvajal, "Low Voltage Differential Input Stage With Improved CMRR and True Rail-to-Rail Common Mode Input Range" IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 55, pp.1229-1233, 2008.
[16]  K. Nagaraj "Constant-transconductance CMOS amplifier input stage with rail-to-rail input common mode voltage range"IEEE Transaction on  Circuits and Systems II: Analog and Digital Signal Processing, Vol. 42, pp. 366–368, 1995.
[17]  M. M. Amourah, S. Q. Malik, R. L. Geiger "A New Design Technique for Rail-to-Rail Amplifiers" in Proc. 2005 IEEE 48th  Symposium on Circuits and Systems, pp. 263-266.
[18]   C. W. Lu and C. M. Hsiao "0.9 V rail-to-rail constant gm CMOS amplifier input stage" Electronics Letters, Vol. 45, pp. 1145-1146, 2009.
[19]  J. F. Duque-Carrillo José L. Ausín, G. Torelli,  J.M. Valverde , M. A. Domínguez"1-V Rail-to-Rail Operational Amplifiers in Standard CMOS Technology" IEEE Journal of Solid-State Circuits, Vol. 35, pp.33-44, 2000.
[20]  J. R. Angulo, S. C. Choi, G. Gonzalez-Altamirano "Low voltage OTA architectures using multiple input floating gate transistors" in Proc. 1995IEEE 38th Midwest Symposium on Circuits and Systems,Vol.1, pp.158-161.
[21]  J. R.Angulo, R. G. Carvajal, J. Tombs, , A. Torralba, "Low voltage CMOS op-amp with rail-to-rail signal swing for continuous time signal processing using multiple-input floating-gate transistors" IEEE Transactions on  Circuits  and Systems II, Analog and Digital Signal Processing, Vol. 48 , pp.110–116, 2001.
[22]  E.R. Ruotsalainen , K.E. Lasanen, J.Kostamovaara "A 1.2 V Micropower CMOS Op Amp with Floating-Gate Input Transistors"  in Proc. 2000 IEEE 43rd  Midwest Symposium on  Circuits and Systems, Vol.2, pp.794-797.
[23]  T.W. Fischer, A.I. Karsilayan, E. Sánchez-Sinencio, "A Rail-to-Rail Amplifier Input Stage With 0.35%gm Fluctuation" IEEE Transaction on Circuits and Systems-I: Regular Paper, Vol. 52, pp.271-282, 2005.
[24]  J.R.Angulo, A. J. Lopez-Martin, A. Garimella, L. M. Kalyani-Garimella , R.G. Carvajal  ,"Low-Voltage, Low-Power Rail-to-Rail two stage Op-amp with Dynamic Biasing and no Miller compensation" in Proc.  2007 IEEE 50th Midwest Symposium on Circuits and Systems, pp.25-28.
[25]  E.R.Villegas, H. Barnes "Solution to Trapped Charge in FGMOS Transistors" Electronics Letters, Vol.39, pp. 1416-1417, 2003.
[26]  H.Moradzadeh, S.J. Azhari,"High Performance Low Voltage QFG Based DVCC and a Novel Fully Differential SC Integrator Based on It" IEICE Electronics Express, Vol.5, pp.1017-1023, 2008.
[27]  M.Bikumandla, J.R.Angulo, Carlos Urquidi, R. G. Carvajal, A.J.Lopez-Martin "CMOS amplifiers Using MOS transistors in Subthreshold region" IEICE Electronic Express, Vol.1, pp. 339-345, 2004.